Browse Prior Art Database

Separable Mercury Wetted Thermal Interface For Multi-Chip Carriers

IP.com Disclosure Number: IPCOM000048992D
Original Publication Date: 1982-Apr-01
Included in the Prior Art Database: 2005-Feb-09
Document File: 2 page(s) / 57K

Publishing Venue

IBM

Related People

Ecker, ME: AUTHOR [+3]

Abstract

Disclosed is a membrance constrained liquid metal interface for proving a separable thermal path between semiconductor dies and the module cover. The structure is illustrated in Figs. 1 and 2. The liquid metal interface is entirely contained within the module cover. The cover may be configured to have cooling fins (Fig. 1) or passages to permit a fluid coolant (Fig. 2).

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Separable Mercury Wetted Thermal Interface For Multi-Chip Carriers

Disclosed is a membrance constrained liquid metal interface for proving a separable thermal path between semiconductor dies and the module cover. The structure is illustrated in Figs. 1 and 2. The liquid metal interface is entirely contained within the module cover. The cover may be configured to have cooling fins (Fig. 1) or passages to permit a fluid coolant (Fig. 2).

The use of multi-chip carriers usually requires that provision be made to allow access to the semiconductor chips so that test, replacement or repair may be effected. In this example, a flange is brazed to the underside of the chip carrier and serves as a gasket-clamping member. The module cover has a suitable recess about its perimeter so as to accept, retain and limit the compressive forces acting on the perimeter gasket used to seal the module against the external environment.

Disposed on the inner surface of the module cover are compliant liquid metal interfaces located in a corresponding array to that of the chip sites on the carrier. The array of liquid metal interfaces may be effected by the vapor deposition of gold, palladium, palladium/platinum and platinum at each position in the desired array. The size of the deposition will depend on the chip size and spacing. The sequential deposition of gold, palladium and platinum effects a wettable and corrosive barrier for the mercury. and is referred to as a graded seal. A control...