Browse Prior Art Database

Path Analysis System

IP.com Disclosure Number: IPCOM000049009D
Original Publication Date: 1982-Apr-01
Included in the Prior Art Database: 2005-Feb-09
Document File: 3 page(s) / 50K

Publishing Venue

IBM

Related People

Ashworth, A: AUTHOR [+2]

Abstract

Path analysis is a computer system for calculating path delay sums, pulse width, shrinkage and path-pair delay differences according to statistical equations defined for a technology.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 57% of the total text.

Page 1 of 3

Path Analysis System

Path analysis is a computer system for calculating path delay sums, pulse width, shrinkage and path-pair delay differences according to statistical equations defined for a technology.

The system consists of several parts:
1. CHAD - a program which performs specified electrical checks

and internal delay

calculations for a series of nets. CHAD is described in

more detail in the IBM Technical Disclosure Bulletin 23,

1959-1960 (October 1980).
2. DLYUPDA - a program which modifies net delay values created

by the CHAD program,

based on delay specifications supplied by the user.
3. SUM - a program which calculates path delay sum and

pulse-width shrinkage for all

paths defined by the path specification PATH SPEC. Path

schematics are also produced.
4. DIFF - a program which calculates path delay differences for

all path pairs specified by PATH PAIR.
5. EDS (Engineering Design System) DESIGN DATA - net data

extracted from the physical work files of EDS.
6. DELAY SPEC - a sequence of delay statements associated with

a logic pin name. These are required when delay values

cannot be calculated from EDS Design Data.
7. PATH SPEC - a sequence of logic pin names of the nodes that

make up the path.
8. PATH PAIR - a sequence of pairs of path names for which

statistical delay differences are calculated.

The major features of the PATH ANALYSIS system are described below:
1. The system fills the gap between the APL Delay Calculator

and the EDS Timing Analysis (TA)

system. The TA system is expensive to use and maintain,

i.e., requires scarce, highly skilled engineering

talents. The APL Delay

Calculator requires manual input of design data, which is

a very time consuming and error-prone procedure.

The main advantages of PATH ANALYSIS over the APL calculator are:

design data is derive...