Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Command List Development Facility

IP.com Disclosure Number: IPCOM000050792D
Original Publication Date: 1982-Dec-01
Included in the Prior Art Database: 2005-Feb-10
Document File: 3 page(s) / 62K

Publishing Venue

IBM

Related People

Heath, CA: AUTHOR [+2]

Abstract

A display terminal and microprogram procedure described below permit users of a virtual microprocessor system to graphically monitor effects of commands prepared by them as the commands are being executed by the system.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 3

Command List Development Facility

A display terminal and microprogram procedure described below permit users of a virtual microprocessor system to graphically monitor effects of commands prepared by them as the commands are being executed by the system.

Microprocessor 1 is programmed to operate in "online" and "offline" modes relative to host processor 2 and device adapter 3 in response to "primary" commands from the host. In the online mode, the host primary commands condition the microprocessor to prepare adapter 3 which then operates asynchronously (independent of both the host and the microprocessor) to transfer a variable amount of data at high speed between a device, such as 4, and main memory 2a in the host processor. In this mode the microprocessor and adapter operate effectively as a simple I/O controller.

In the offline mode, a command list containing a variable number of secondary commands is transferred from the host main memory into the microprocessor's local random-access memory (RAM) la, and then the microprocessor operates asynchronously (independent of the host) to interpret the secondary commands. The interpretation is directed by assembly language microprograms incorporated in the microprocessor's fixed microcode repertoire 1b.

In this mode the microprocessor and adapter operate as a virtual microprocessing system containing a configuration of "virtual" registers in a dedicated portion of RAM la which correspond to hardware registers of a "real" system (in which the same secondary commands would not require "assembly language" interpretation). The secondary commands may be used to move data between the host processor and the device, the host processo...