Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Internal Communications Trap Transmit Receive Indicator

IP.com Disclosure Number: IPCOM000050889D
Original Publication Date: 1982-Dec-01
Included in the Prior Art Database: 2005-Feb-10
Document File: 2 page(s) / 51K

Publishing Venue

IBM

Related People

Hung, TC: AUTHOR [+4]

Abstract

The Internal Data Communications Trap, described in the IBM Technical Disclosure Bulletin 23, 5082-5083 (April 1981), has no way of knowing what data was transmitted and what data was received. Trapped data under that arrangement is shown in Fig. 1.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 65% of the total text.

Page 1 of 2

Internal Communications Trap Transmit Receive Indicator

The Internal Data Communications Trap, described in the IBM Technical Disclosure Bulletin 23, 5082-5083 (April 1981), has no way of knowing what data was transmitted and what data was received. Trapped data under that arrangement is shown in Fig. 1.

The customer engineer (CE) now has the ability to display, along with the other data, a transmit/receive (T/R) indicator, as in Fig. 2. This gives the CB an advantage in determining where the communication problems are. Before, he was using his best judgment to determine who transmitted what data; now he knows for certain just by glancing at the data.

COMMTRAP control routine is the driver for the internal trap and translation function (Fig. 3). The control routine controls the collection of trapped data through commands sent to the SCA (System Control Adapter).

When commanded to trap data, the SCA samples 7 bits of communication data, then 1 bit of transmit/receive flag from the Timing Analysis Procedures (TAPs) bus to be sent to a high level program for analysis (Fig. 4). In Fig. 5, the SCA monitors the clock line, TAPs Bit 7, to switch from a Logical 1 to a Logical 0 state to sample the data line, TAPs Bit 6. Once S(0) to S(5) have been collected, the SCA sample S(6) along with the transmit/receive flag, X(0), (TAPs Bit 4) to be stored in IOC 1 data store, Fig. 6. The byte of timing data is in the order of S(0)- S(6) X(0). Eight bits of data are sent to the ch...