Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Dynamic Power Selection Technique for High Performance Bipolar Microprocessors

IP.com Disclosure Number: IPCOM000050985D
Original Publication Date: 1982-Dec-01
Included in the Prior Art Database: 2005-Feb-10
Document File: 2 page(s) / 60K

Publishing Venue

IBM

Related People

Davis, JW: AUTHOR [+2]

Abstract

Chip module system power dissipation is reduced through dynamic power selection of bus-distributed "Intelligent Macros". An article of interest appeared in the IBM Technical Disclosure Bulletin 21, 2408-2409 (November 1978).

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Dynamic Power Selection Technique for High Performance Bipolar Microprocessors

Chip module system power dissipation is reduced through dynamic power selection of bus-distributed "Intelligent Macros". An article of interest appeared in the IBM Technical Disclosure Bulletin 21, 2408-2409 (November 1978).

The method described here achieves a dynamically powered high performance bipolar microprocessor. The method employs a bus-distributed "Intelligent Macro" architecture implemented in a bipolar current switch circuit/logic technology.

The system is architected with "Intelligent Macros", ALU, Local Store, etc., distributed along a common system bus structure (Fig.1a). That is, the system is composed of independent intelligent building blocks communicating via the common system bus. System instructions are conveyed along the bus to all of the "Intelligent Macro" partitioned processing functions. Each macro, through self-contained block "Intelligence" (Fig. 1b) interprets each instruction to determine its role in accomplishing the instructed task, if any. That is, the block "Intelligence" interprets an instruction on the system bus as to its applicability to the particular function it supports. Upon determination that its services are required to carry out the instruction, the macro block "Intelligence" initiates the proper functional operating code to the actual functional logic along with a control signal instructing the macro powering unit to transfer from its stand-by power state to its fully functional operational power level.

This is essentially accomplished through control of the macro's functional logic cu...