Browse Prior Art Database

Logic Circuit Personalization by Array of Electronically Alterable Field Effect Transistors

IP.com Disclosure Number: IPCOM000051119D
Original Publication Date: 1982-Aug-01
Included in the Prior Art Database: 2005-Feb-10
Document File: 1 page(s) / 12K

Publishing Venue

IBM

Related People

Larsen, TA: AUTHOR

Abstract

A generalized logic circuit is personalized by means of an array off electronically alterable field-effect transistors (FETs). The FETs are accessed on row and column wires of the array for writing a pattern for a selected logic function.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 94% of the total text.

Page 1 of 1

Logic Circuit Personalization by Array of Electronically Alterable Field Effect Transistors

A generalized logic circuit is personalized by means of an array off electronically alterable field-effect transistors (FETs). The FETs are accessed on row and column wires of the array for writing a pattern for a selected logic function.

Some logic circuits have a combination of logic elements and input and output terminals that are selectively interconnected for a particular logic or arithmetic function. The pattern of the interconnection is controlled by a set of latches that are set or reset when the function of the chip is established. An alterable FET has two gates, an outer gate that is connected to a signal source and an inner gate that electrically floats. When a signal of appropriate polarity is applied to the outer gate with respect to the substrate or to a third gate, the FET acquires a permanent charge that causes it to conduct between its source and drain terminals. When this voltage is reversed, the charge is erased and the FET is turned off.

The drain and source terminals of each electrically alterable PET are connected to control the signal paths of the generalized logic circuit. The gate terminal is connected to a row select wire through the source to drain circuit of an associated FET. The gate of the associated FET is connected to a column wire. When the row wire and column wire are selected, the associated PET is turned on and the alterable FET receive...