Browse Prior Art Database

Peripheral Device Displays

IP.com Disclosure Number: IPCOM000052789D
Original Publication Date: 1981-Jul-01
Included in the Prior Art Database: 2005-Feb-11
Document File: 3 page(s) / 34K

Publishing Venue

IBM

Related People

Danielson, KD: AUTHOR [+2]

Abstract

A multi-digit display on a peripheral device is suitably controlled to permit host messages to be displayed, diagnostic messages to be displayed from the device, error messages to be displayed from the device, status messages such as ""ready'', ""not ready'', "busy'' and so forth to be displayed, and control unit messages to be displayed. Such display enhances operator interaction with the data processing installation, thereby increasing efficiencies.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 52% of the total text.

Page 1 of 3

Peripheral Device Displays

A multi-digit display on a peripheral device is suitably controlled to permit host messages to be displayed, diagnostic messages to be displayed from the device, error messages to be displayed from the device, status messages such as ""ready'', ""not ready'', "busy'' and so forth to be displayed, and control unit messages to be displayed. Such display enhances operator interaction with the data processing installation, thereby increasing efficiencies.

A host communicates with a control unit at 1, Such as sending a message to be displayed on a multi-digit display associated with the peripheral device. The control unit receives the message and can change the format and so forth, as may be desired. The control unit then, in turn, relays the message to a microprocessor of the peripheral device at 2. The control unit may be connected to a plurality of devices, as indicated at 2A. The microprocessor, upon receiving the host-generated message, may store it in a memory, as indicated at 3. At a suitable time, such as can be dependent upon the peripheral device status changing, the microprocessor controls the memory addressing at 4. The output of the memory is routed over path 5 to a ROM (read-only memory) associated with the multi-digit display. The command for displaying is supplied at 6 to a programmable logic array (PLA) which controls the multi-digit display via scan registers. As the PLA scans the registers, the digital codes for the respective digits of the display are supplied to a ROM which acts as a character generator. The generated characters are then supplied to the multi-digit display using known techniques. The memory will also contain error codes (ERR) and diagnostic codes (DIAG), which can be displayed in accordance with predetermined conditions.

The configuration is particularly useful for magnetic tape recorder devices. A plurality of separate messages are displayed alternately, relating to the host command, device status, or error codes commonly referred to as coded function index (C...