Browse Prior Art Database

Elimination of Logically Stuck PLA or Array Outputs

IP.com Disclosure Number: IPCOM000052848D
Original Publication Date: 1981-Jul-01
Included in the Prior Art Database: 2005-Feb-11
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Parker, TE: AUTHOR [+2]

Abstract

In any programmable logic array (PLA) where it is possible with proper assignment of ""don't care'' crosspoints to cause a PLA output to always produce a logical ""1'' or always product a logical ""0'' response regardless of what input combination is applied to the PLA, the OR array column used to produce that output is deleted and replaced by a simple tie-up or tie-down circuit at the output. The use of this technique reduces the size of the OR array in the PLA.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Elimination of Logically Stuck PLA or Array Outputs

In any programmable logic array (PLA) where it is possible with proper assignment of ""don't care'' crosspoints to cause a PLA output to always produce a logical ""1'' or always product a logical ""0'' response regardless of what input combination is applied to the PLA, the OR array column used to produce that output is deleted and replaced by a simple tie-up or tie-down circuit at the output. The use of this technique reduces the size of the OR array in the PLA.

1