Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Variable Power Speed Logic Cell

IP.com Disclosure Number: IPCOM000053060D
Original Publication Date: 1981-Aug-01
Included in the Prior Art Database: 2005-Feb-12
Document File: 2 page(s) / 71K

Publishing Venue

IBM

Related People

Parent, RM: AUTHOR

Abstract

This masterslice cell has varying power/performance levels which are provided by altering nominal resistor values through the personalization of resistor contacts which lie on metal channels, without wiring channel blockages and without increasing the cell area.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Variable Power Speed Logic Cell

This masterslice cell has varying power/performance levels which are provided by altering nominal resistor values through the personalization of resistor contacts which lie on metal channels, without wiring channel blockages and without increasing the cell area.

The circuit of the cell is illustrated in Fig. 1 and is described in some detail in, e.g., the IBM Technical Disclosure Bulletin 23, 4836-4838 (April 1981).

As seen in Fig. 2, which is a cell layout of the circuit of Fig. 1 wherein similar elements are identified by the same reference characters, input transistor T1 has four input emitters E1, E2, E3 and E4, a base B and a collector C and an output transistor T2 has an emitter e, a base b and a collector c, which may be wired or connected as shown in the above-cited publication.

Resistor R1, connected between the base B of transistor T1, via conductive line 10 and voltage supply line V1, may include one or both serially arranged diffusion regions R1A and R1B, wherein region R1A extends between available resistor contacts 1 and 4 and region R1B extends between available resistor contact 4 and voltage supply line V1. Resistor R2, connected between the collector C of transistor T1, via conductive line 12 and voltage supply line V1, may include one or both parallely arranged diffusion regions R2A and R2B, wherein region R2A extends between available resistor contact 2 and voltage supply line V1 and region R2B extends between available resistor contact 5 and voltage supply line V1. Resistor R2 is also connected between the base b of transistor T2 and line V1. Resistor R3, connected between the collector c of transistor T2, via conductive lin...