Browse Prior Art Database

Structures for Connecting Electrical Circuits on Bubble Chips to I O Pins on Bubble Chip Carriers

IP.com Disclosure Number: IPCOM000053178D
Original Publication Date: 1981-Sep-01
Included in the Prior Art Database: 2005-Feb-12
Document File: 2 page(s) / 43K

Publishing Venue

IBM

Related People

Chapman, DW: AUTHOR [+2]

Abstract

Bubble memory structures contain two non-identical rectangular bubble chips which cross in a face-to-face relationship and are positioned in a cavity in a carrier to provide a two-chip module having the same height as a one-chip module.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 75% of the total text.

Page 1 of 2

Structures for Connecting Electrical Circuits on Bubble Chips to I O Pins on Bubble Chip Carriers

Bubble memory structures contain two non-identical rectangular bubble chips which cross in a face-to-face relationship and are positioned in a cavity in a carrier to provide a two-chip module having the same height as a one-chip module.

As shown in Figs. 1 and 2, one structure consists of two bubble chips 1 and 2 in a chip carrier 3 such that the electrical connections made between the chip carrier 3 and the bubble chip 2 are made by means of solder joints 8 connecting bubble chip 2 to bubble chip 1. Bubble chip 1 is attached to chip carrier 3 by means of solder joints 4. The solder joints 4 are in physical and electrical contact with the printed circuits on the bottom side of chip 1 and connect the printed circuits to the pins 5 on the chip carrier by means of printed circuit lines 6 on the top side of the chip carrier 3. Bubble chip 2 resides in cavity 7 in the chip carrier 3 and is attached to bubble chip 1 by means of solder joints 8. The solder joints 8 are attached to printed circuit lines on top of chip 2 and connect these printed circuits to the pins 9 of the chip carrier 3 by means of printed circuit lines 10 on the bottom of chip 1 and by means of printed circuit lines 11 on the top of the chip carrier 3. The printed circuit lines 10 and 11 are connected by solder joints
12.

In the second structure shown in Figs. 3 and 4, a chip carrier 20 has two recessed...