Browse Prior Art Database

Method for Equalizing Chip Power Flow

IP.com Disclosure Number: IPCOM000060667D
Original Publication Date: 1986-Apr-01
Included in the Prior Art Database: 2005-Mar-09
Document File: 1 page(s) / 12K

Publishing Venue

IBM

Related People

Erdelyi, CK: AUTHOR

Abstract

The number of temperature excursions experienced by a CMOS chip is greatly reduced by incorporating on-chip resistive dummy loads which are used when the chip is in an inactive state. By this means, extended life of reliable chip-to-next wiring level interconnection metallurgy is realized.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 74% of the total text.

Page 1 of 1

Method for Equalizing Chip Power Flow

The number of temperature excursions experienced by a CMOS chip is greatly reduced by incorporating on-chip resistive dummy loads which are used when the chip is in an inactive state. By this means, extended life of reliable chip-to-next wiring level interconnection metallurgy is realized.

The functional diagram shown in the figure is incorporated on each CMOS chip. All elements are on-chip with the exception of capacitors C1 through Cn which are connected to the chip circuits via pads P1 through Pn. 0

The power to the chip is supplied through node VH at a voltage available from a host system, typically 5 volts. The chip circuits are segmented into n groups (CG1 through CGn). A separate current source (J1 through Jn) and filter/decoupling capacitor (C1 through Cn) is connected to each circuit as indicated in the figure. Also, a dummy load (DL1 through DLn) is incorporated as indicated in the figure. The characteristic of each dummy load DLx, like a Zener diode, is such that there is negligible current drawn when a voltage Vx at one of the terminals V1 through Vn drops below a certain value, and there is significant current drawn as the voltage Vx increases above a certain value. When one of the circuits CGx draws as much average current as its associated current source Jx can supply, the voltage drops and the dummy load DLx draws less current. When the circuit CGx draws less current, the voltage Vx rises and more current flow...