Browse Prior Art Database

Reduction of Trace Requirements for Logic Simulation

IP.com Disclosure Number: IPCOM000060685D
Original Publication Date: 1986-Apr-01
Included in the Prior Art Database: 2005-Mar-09
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Buonomo, JM: AUTHOR

Abstract

Saving the values of every internal net in each chip under test in a simulation run requires large central processing unit and direct access storage device overhead. Instead of saving the value of every internal net, record only those changes that occur in storage elements and primary inputs. The program used to display the simulation results is used to generate the value of the other internal nets by executing the logic model of the chip (or logic group) containing it. By using the values of the inputs and storage elements the resulting display of internal nets is the equivalent to the prior method.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Reduction of Trace Requirements for Logic Simulation

Saving the values of every internal net in each chip under test in a simulation run requires large central processing unit and direct access storage device overhead. Instead of saving the value of every internal net, record only those changes that occur in storage elements and primary inputs. The program used to display the simulation results is used to generate the value of the other internal nets by executing the logic model of the chip (or logic group) containing it. By using the values of the inputs and storage elements the resulting display of internal nets is the equivalent to the prior method.

Disclosed anonymously.

1