Browse Prior Art Database

Allowing Orderly Shutdown of a System

IP.com Disclosure Number: IPCOM000061544D
Original Publication Date: 1986-Aug-01
Included in the Prior Art Database: 2005-Mar-09
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Geiger, SP: AUTHOR [+2]

Abstract

This polling scheme allows the processor controller (PC) to select between different possible options when it detects the possibility of an error between the central electronic computer (CEC) and the PC. When the PC detects an error, it has one of two options. It can place the CEC in the system checkstop state, or it can disable the response to the last poll of the CEC to PC polling mechanism, and as a result the CEC will invoke a machine check.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Allowing Orderly Shutdown of a System

This polling scheme allows the processor controller (PC) to select between different possible options when it detects the possibility of an error between the central electronic computer (CEC) and the PC. When the PC detects an error, it has one of two options. It can place the CEC in the system checkstop state, or it can disable the response to the last poll of the CEC to PC polling mechanism, and as a result the CEC will invoke a machine check.

1