Browse Prior Art Database

Communication Processor Network Node Utilizing Dual Buffer Insertion Rings

IP.com Disclosure Number: IPCOM000061756D
Original Publication Date: 1986-Sep-01
Included in the Prior Art Database: 2005-Mar-09
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Millas, RJ: AUTHOR [+2]

Abstract

A technique is described whereby a Processor Network Node (PNN) utilizes dual buffer insertion rings and a service processor so as to provide efficient routing of communication networks between nodes. The dual buffer insertion rings are unique in that bus arbitration delays of a parallel channel are eliminated when serially switching within a PNN. The PNN is a packet-routing device, located within the packet- switching network, to control the routing of high speed computer communications information. The utilization of dual buffer insertion rings enables the PNN devices to route packets from one station to another, thereby allowing the packets to traverse a network with minimum delay. A service processor is provided as a fault-tolerant device to reconfigure routing tables through a parallel service bus.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 65% of the total text.

Page 1 of 2

Communication Processor Network Node Utilizing Dual Buffer Insertion Rings

A technique is described whereby a Processor Network Node (PNN) utilizes dual buffer insertion rings and a service processor so as to provide efficient routing of communication networks between nodes. The dual buffer insertion rings are unique in that bus arbitration delays of a parallel channel are eliminated when serially switching within a PNN. The PNN is a packet-routing device, located within the packet- switching network, to control the routing of high speed computer communications information. The utilization of dual buffer insertion rings enables the PNN devices to route packets from one station to another, thereby allowing the packets to traverse a network with minimum delay. A service processor is provided as a fault-tolerant device to reconfigure routing tables through a parallel service bus. The PNN with dual buffer insertion rings 10, as shown in the figure, performs the required packet switching by using buffer- insertion techniques. Within the PNN, a series of stations 11 are connected to external communication lines. As an incoming packet of information is received at any individual station, the information is sent to the communication station as directed by the address within the packet. Service processor 12 is connected to parallel service bus 13 and is used to update routing tables and reconfigure the routing as directed by network control unit (NCU) 14 or to redirect th...