Browse Prior Art Database

Line Receiver

IP.com Disclosure Number: IPCOM000062783D
Original Publication Date: 1986-Dec-01
Included in the Prior Art Database: 2005-Mar-09
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Laurer, GJ: AUTHOR

Abstract

An offsetting line terminator is shown in the drawing which is DC coupled, having high common mode rejection and gain.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Line Receiver

An offsetting line terminator is shown in the drawing which is DC coupled, having high common mode rejection and gain.

Occasionally it is required to terminate a balanced pair of signal lines and at the same time produce a voltage offset. When it is required to do this over a frequency range which includes the DC components, conventional methods of level shifting cause degradation of the terminator's common mode signal rejection characteristics and/or significant circuit complication.

The improved line terminator 1 obviates these undesired effects. It includes a standard operational amplifier 2 in a conventional balanced terminator configuration coupled to a source Vs via a balanced pair of signal lines 3. Input Rin=2R1 and the amplifier gain equals Rf/R1.

The line terminator also includes a conventional current source 4. The constant current Is is injected into node 5 to produce the desired offset Vo while preserving the common mode rejection. It has wide frequency response which includes the DC component and adds little complication.

Disclosed anonymously.

1