Browse Prior Art Database

Monolithic Memory Cell

IP.com Disclosure Number: IPCOM000072864D
Original Publication Date: 1970-Oct-01
Included in the Prior Art Database: 2005-Feb-22
Document File: 2 page(s) / 42K

Publishing Venue

IBM

Related People

Palfi, TL: AUTHOR

Abstract

A power addressed monolithic memory cell comprises transistors Q1, Q2, having a common base and common collector, and transistors Q3, Q4 also having a common base and common collector. A diode D1 has one end connected to the collector of transistors Q1, Q2 and its opposite end connected to a transistor Q5. Similarly, a transistor Q6 has its emitter connected to diode D2 which is in turn connected to the collector of transistors Q3, Q4. The collector of transistors Q1,Q2 is connected to the base of transistors Q3, Q4 and similarly, the collector of the latter is connected to the base of transistors Q1, Q2. An emitter-resistor RE is connected to the emitters of transistors Q2 and Q3. The bases of transistors Q5, Q6 are connected by leads 11, 12 to the emitter of a transistor Q7.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Monolithic Memory Cell

A power addressed monolithic memory cell comprises transistors Q1, Q2, having a common base and common collector, and transistors Q3, Q4 also having a common base and common collector. A diode D1 has one end connected to the collector of transistors Q1, Q2 and its opposite end connected to a transistor Q5. Similarly, a transistor Q6 has its emitter connected to diode D2 which is in turn connected to the collector of transistors Q3, Q4. The collector of transistors Q1,Q2 is connected to the base of transistors Q3, Q4 and similarly, the collector of the latter is connected to the base of transistors Q1, Q2. An emitter-resistor RE is connected to the emitters of transistors Q2 and Q3. The bases of transistors Q5, Q6 are connected by leads 11, 12 to the emitter of a transistor Q7.

Power address of the cell occurs when transistor Q7 is activated to drive current into the base of transistor Q5 or Q6 increasing the collector current flow in transistor Q5 or Q6 and accordingly increasing the current flow in the addressed cell.

1

Page 2 of 2

2

[This page contains 4 pictures or other non-text objects]