Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Bit Detection in Phase Encoded Data

IP.com Disclosure Number: IPCOM000073646D
Original Publication Date: 1971-Jan-01
Included in the Prior Art Database: 2005-Feb-22
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Niccore, FW: AUTHOR

Abstract

In the apparatus shown, phase-encoded data is converted into pulses with a pulse occurring each time there is a binary one data transition. Phase-encoded data carries information by the direction of transition during the middle of a bit cell. If the data transition is going positive, the bit cell is a one, and, if the data transition is going negative, the bit cell is a zero. The clock signal provided is a pulse signal which occurs prior to a data transition in the phase-encoded data train. The data signal and the clock signal are both fed to a data transition pulse generator 10. This pulse generator produces an output pulse each time there is a data transition. As is known, a phase-encoded data signal will also include clock transitions which occur at the end of bit cells if there is a series of ones or a series of zeros.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Bit Detection in Phase Encoded Data

In the apparatus shown, phase-encoded data is converted into pulses with a pulse occurring each time there is a binary one data transition. Phase-encoded data carries information by the direction of transition during the middle of a bit cell. If the data transition is going positive, the bit cell is a one, and, if the data transition is going negative, the bit cell is a zero. The clock signal provided is a pulse signal which occurs prior to a data transition in the phase-encoded data train. The data signal and the clock signal are both fed to a data transition pulse generator 10. This pulse generator produces an output pulse each time there is a data transition. As is known, a phase-encoded data signal will also include clock transitions which occur at the end of bit cells if there is a series of ones or a series of zeros. This is required so that the middle of the bit cell will then be of the right polarity to permit the correct transition to encode the binary information. The purpose of the data transition pulse generator 10 is to select out the data transitions from the clock transitions in the phase-encoded data.

The phase-encoded data and the clock signals are applied to the AND gates 14 and 16. In function, the clock signal samples the phase-encoded data signal prior to each data transition. For example, if the data signal is at a down level just before data transition, then AND gate 16 will be satisfied, and latch 18 wil...