Browse Prior Art Database

Data Gathering System

IP.com Disclosure Number: IPCOM000073971D
Original Publication Date: 1971-Feb-01
Included in the Prior Art Database: 2005-Feb-23
Document File: 3 page(s) / 47K

Publishing Venue

IBM

Related People

George, JD: AUTHOR [+3]

Abstract

This data gathering system permits the student/operator to proceed at his own and a faster rate without redundancy. The student/operator station 10 comprises a lamp 12, or other indicator, and a multiple of switches 14a...14n, preferably momentary ganged push-button operated and preferably of the type where the switches are closed sequentially from 14a to 14n.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 52% of the total text.

Page 1 of 3

Data Gathering System

This data gathering system permits the student/operator to proceed at his own and a faster rate without redundancy. The student/operator station 10 comprises a lamp 12, or other indicator, and a multiple of switches 14a...14n, preferably momentary ganged push-button operated and preferably of the type where the switches are closed sequentially from 14a to 14n.

A large number of stations 10 are scanned sequentially under control of a computer or data processing unit 20. Preferably, junction boxes 30 are used to administer groups of stations 10. At each junction box 30 there is one decoding unit 32 coupled to the data processing unit 20. For each station 10 there is a driver 34 connected from a terminal of the decoding unit 32 to a common lead of the switches 14a...14n. There is also a driver 36 for the lamp 12, an AND gating circuit 38, and one bistable or latching flip-flop circuit 40 for each station 10. The AND gating circuit 38 is enabled when the terminal 10 is selected upon the driver 34 being energized by the decoder 32.

Normally, the bistable flip-flop circuit 40 is set to represent the ready status. This condition is established by logic circuitry comprising AND gating circuit 42 coupled to the decoding circuit 32 and to another AND gating circuit 44 coupled to the processing unit 20 and by way of inverter circuit 46 to the strobe switch 14n. The latter must be open (or a normally closed type used without the inverter circuit 46) and a sampling level must be on the line 47 from the processing unit 20 for the AND gating circuit 44 to be up. The latter and a decode selection level on the line 49 are necessary to bring the AND gating circuit 42 up for setting the bistable flip-flop circuit 40. The AND gating circuit 38 will then come up and an "allow capture" condition is transmitted to the data processing unit 10. Closure of the strobe switch 14n will break the condition so that the flip-flop circuit 40 can be reset under control of the processor 20 by way of a line 51 to an AND gating circuit 52. When the particular station 10 is p...