Browse Prior Art Database

Variable Architecture Computer

IP.com Disclosure Number: IPCOM000073972D
Original Publication Date: 1971-Feb-01
Included in the Prior Art Database: 2005-Feb-23
Document File: 2 page(s) / 65K

Publishing Venue

IBM

Related People

Smith, PA: AUTHOR

Abstract

A computer is illustrated having an architecture that may be restructured by microprogramming. A control microprogram 10 accomplishes the restructuring. The computer includes two main stores 11 and 12, two main storage address registers 13 and 14, two associative memories 15 and 16, two control registers 17 and 18, two sets of local storage 19 and 20, two arithmetic logic units 21 and 22, and two sets of A and B input registers 23-26 for the ALUs.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 56% of the total text.

Page 1 of 2

Variable Architecture Computer

A computer is illustrated having an architecture that may be restructured by microprogramming. A control microprogram 10 accomplishes the restructuring. The computer includes two main stores 11 and 12, two main storage address registers 13 and 14, two associative memories 15 and 16, two control registers 17 and 18, two sets of local storage 19 and 20, two arithmetic logic units 21 and 22, and two sets of A and B input registers 23-26 for the ALUs.

The control microprogram 10 is arranged to selectively operate gates 27-30 and to control selection of the operation microprogramming logic. The control microprogram 10 is of the read-only type and is initiated only by a specific input specification by the programmer indicating which machine configuration he wants. The operation microprogram is of the read/write type and is located in the writable control store section of main storage 11, 12. The operation microprogram is composed of separate modules, each arranged for a different one of the available configurations. Once the machine has been configured, it will remain static while the user's program is executing. '

In the multiprocessing configuration, the control microprogram closes the gates 29 and 30, effectively dividing the system into two separate processors sharing the same frame and power supplies. They each have access to the other's storage, but at a lower priority than the host. Gates 27 and 28 are operated to attach an associa...