Browse Prior Art Database

Stepping Motor Phase Advance for Improved Acceleration

IP.com Disclosure Number: IPCOM000074636D
Original Publication Date: 1971-May-01
Included in the Prior Art Database: 2005-Feb-23
Document File: 2 page(s) / 35K

Publishing Venue

IBM

Related People

Abraham, DG: AUTHOR

Abstract

In most stepping motor applications, it is very desirable to operate the system at the maximum acceleration level. At A, there is shown a logic network located in the feedback path of a stepping motor system which functions to modulate the ``lead angle'' during the acceleration phase, thus achieving a more desirable acceleration level.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Stepping Motor Phase Advance for Improved Acceleration

In most stepping motor applications, it is very desirable to operate the system at the maximum acceleration level. At A, there is shown a logic network located in the feedback path of a stepping motor system which functions to modulate the ``lead angle'' during the acceleration phase, thus achieving a more desirable acceleration level.

Previously, the two phases of the stepping motor were switched at the leading edge of every other step of the feedback waveform, FB. With the phase advance system in the feedback path, phases A and B are forced during the acceleration period to switch at a 1/2 step earlier than normal. The result of this technique is the enhancement of the acceleration characteristics of the stepping motor.

Appropriate switching is secured by combining the outputs of the conventional control J-K latches with an appropriate phase control signal T1, so that with T1 present the phase A and phase B signals are appropriately advanced. The deceleration and stop controls are conventional and are shown for completeness of the circuit diagram. The waveforms shown in B illustrate the operation of the system and operation of the logic networks is apparent from this timing diagram.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]