Browse Prior Art Database

Processor With Improved Controls

IP.com Disclosure Number: IPCOM000074684D
Original Publication Date: 1971-May-01
Included in the Prior Art Database: 2005-Feb-23
Document File: 2 page(s) / 65K

Publishing Venue

IBM

Related People

Metz, TA: AUTHOR [+2]

Abstract

This processor utilizes a versatile data flow to achieve control cycle times of 180, 225 or 270ns depending on the type of microcontrol word being executed. To achieve these cycle times, it is necessary to execute the function of certain control words in one cycle, and destine the result of the operation in the following cycle.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 2

Processor With Improved Controls

This processor utilizes a versatile data flow to achieve control cycle times of 180, 225 or 270ns depending on the type of microcontrol word being executed. To achieve these cycle times, it is necessary to execute the function of certain control words in one cycle, and destine the result of the operation in the following cycle.

It is often advantageous to use the result of the operation of one cycle as a source of information for the next cycle. However, accessing of the sources in any given cycle occurs prior in time to destining of the result of the previous cycle. Thus, it would be necessary to wait for one cycle before accessing the data of interest. The result is an inefficient control program which leads to performance degradation.

This processor includes a mechanism which allows the local store destination address of one cycle to be specified as the source address in the next cycle.

Normally operands are read simultaneously from a pair of local store units 5,
6. The local store outputs are then set into A and B registers 7, 8 which are coupled to the ALU 11 inputs. This data is available at approximately 70ns into the cycle.

At the beginning of each cycle, the ALU output register 9 (Z register) contains the result from the previous cycle that is to be destined in the current cycle. Controls are provided to block the normal local store entries, and gate the Z register 9 into the A or B registers 7, 8. A portion of these cont...