Browse Prior Art Database

Binary Cable Interface with Hysteresis

IP.com Disclosure Number: IPCOM000075008D
Original Publication Date: 1971-Jul-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 41K

Publishing Venue

IBM

Related People

Crouse, WG: AUTHOR

Abstract

This apparatus couples individual conductive wire pairs to a flip-flop load 11, each wire pair 3,5 being driven by a remote and corresponding current pulse source 1. The apparatus comprises first and second transistors I and II coupling the wire pair to the load. Each transistor has a first electrode Fig. A - 3, Mc 9a; Fig. B - 3, 7b, 9b; Fig. C - 3, 7c 9b; Fig. D - 7b, 9a terminating first wire 3 of the pair, and further being clamped to a reference magnitude (ground) intermediate the pulse source magnitude excursion (- I <0< + I). A second transistor electrode Fig. A - 5, 7b, 9b; Fig. B - 5, 7c, 9a; Fig. C - 5, 7b, 9c; Fig. D - 5, 7a, 9b terminates second wire 5 of the pair. Third electrode Fig. A - 7a, 9c; Fig. B - 7a, 9c; Fig. C - 7a, 9a; Fig. D - 7c, 9c drives the flip-flop load.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 96% of the total text.

Page 1 of 2

Binary Cable Interface with Hysteresis

This apparatus couples individual conductive wire pairs to a flip-flop load 11, each wire pair 3,5 being driven by a remote and corresponding current pulse source 1. The apparatus comprises first and second transistors I and II coupling the wire pair to the load. Each transistor has a first electrode Fig. A - 3, Mc 9a; Fig. B - 3, 7b, 9b; Fig. C - 3, 7c 9b; Fig. D - 7b, 9a terminating first wire 3 of the pair, and further being clamped to a reference magnitude (ground) intermediate the pulse source magnitude excursion (- I <0< + I). A second transistor electrode Fig. A - 5, 7b, 9b; Fig. B - 5, 7c, 9a; Fig. C - 5, 7b, 9c; Fig. D - 5, 7a, 9b terminates second wire 5 of the pair. Third electrode Fig. A - 7a, 9c; Fig. B - 7a, 9c; Fig. C - 7a, 9a; Fig. D - 7c, 9c drives the flip-flop load.

The first and second transistor electrodes define an oppositely poled parallel pair of back biased junction diodes. The diodes are operable, when the sign and magnitude of the current pulse from the source exceeds a threshold, so as to drive the nonconductive one of the two transistors into saturation. The threshold is set at a level to provide discrimination between induced signals on the line and signals from the pulse source. The discrimination becomes operative as the pulse signal approaches the back biased value within an incremental amount. One of the return conductors 3 can be shared as the ground path of a number of pairs.

1

Page 2 of 2...