Browse Prior Art Database

Introduction of Inverter Redundancy into an Automated Logic Mapping System

IP.com Disclosure Number: IPCOM000075198D
Original Publication Date: 1971-Aug-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 65K

Publishing Venue

IBM

Related People

Oden, PH: AUTHOR [+3]

Abstract

The automated logic mapping system is a set of computer programs, which partitions or maps a set of blocks that form a block graph into subsets called modules. A major functional part of the mapping process, is a vertex generation program (VGP) which assigns blocks to groups called vertices. Another major portion of the mapping system consists of a vertex allocation program (VAP), which allocates the vertices generated by VGP to modules in order to produce a mapping. These two subprocesses in their operation within a mapping system are fully described in "An Algorithm for the Partitioning and Mapping of Computer Logic Blocks to Modules", R. L. Russo, P. H. Oden and P. K. Wolff, Sr., RC 2815, IBM T. J. Watson Research Center, Yorktown Heights, New York 105908.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Introduction of Inverter Redundancy into an Automated Logic Mapping System

The automated logic mapping system is a set of computer programs, which partitions or maps a set of blocks that form a block graph into subsets called modules. A major functional part of the mapping process, is a vertex generation program (VGP) which assigns blocks to groups called vertices. Another major portion of the mapping system consists of a vertex allocation program (VAP), which allocates the vertices generated by VGP to modules in order to produce a mapping. These two subprocesses in their operation within a mapping system are fully described in "An Algorithm for the Partitioning and Mapping of Computer Logic Blocks to Modules", R. L. Russo, P. H. Oden and P. K. Wolff, Sr., RC 2815, IBM T. J. Watson Research Center, Yorktown Heights, New York 105908.

The mapping system allows blocks of the block graph to be mapped to more than one module, in order to reduce pin and/or module requirements below that which would be necessary without the existence of redundancy. Noninverter type of redundancy requires that all of the input nets of the original block be available to every replication of that block.

The application of inverter redundancy is a special case, where only one of the input nets to the original block need be available on a replication of the block to generate the signal required on the output net. This is illustrated by Fig. 1 where there is shown a block B2 which is a part of a storage element loop, which satisfies the n...