Browse Prior Art Database

Parallel Binary Adder

IP.com Disclosure Number: IPCOM000075584D
Original Publication Date: 1971-Oct-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 42K

Publishing Venue

IBM

Related People

Chaudhry, MS: AUTHOR [+2]

Abstract

This adder uses the principle that when, at an adder stage, the partial sum and carry-in digits are both "1", a carry is propagated through to a higher stage in which the sum and carry-in digits are both "0" and the full sum digits for each stage through which the carry is propagated is 0.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Parallel Binary Adder

This adder uses the principle that when, at an adder stage, the partial sum and carry-in digits are both "1", a carry is propagated through to a higher stage in which the sum and carry-in digits are both "0" and the full sum digits for each stage through which the carry is propagated is 0.

Fig. 1 shows a four-stage adder employing the above principle. The carry propagate circuitry comprises essentially groups of AND circuits 6, 16 and 26, connected to receive sum and carry outputs from respective ones of half-adders HA1 to HA4. An output from an OR circuit 27, connected to receive outputs from the highest order group of AND circuits, is used to propagate the carry into a further group of adders. Fig. 2 shows connections between four groups of four- bit adders to form a sixteen-bit adder. The group 1 adder is as shown in Fig. 1, and the remaining adders are modified to accept a carry-in bit in the lowest order, having a carry control circuit similar to that shown between half-adders HA1 and HA2 of Fig. 1.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]