Browse Prior Art Database

Digital Clock Programmer

IP.com Disclosure Number: IPCOM000075765D
Original Publication Date: 1971-Nov-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 53K

Publishing Venue

IBM

Related People

Bruton, MJ: AUTHOR

Abstract

This digital clock programmer provides a precise source of presettable time intervals, which are output as signals produced by relay contacts. Such time signals may be used for various process control functions.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 68% of the total text.

Page 1 of 2

Digital Clock Programmer

This digital clock programmer provides a precise source of presettable time intervals, which are output as signals produced by relay contacts. Such time signals may be used for various process control functions.

With reference to the circuit shown, the signal conditioner shapes the sixty- cycle AC voltage for use as a clock source. The output from the signal conditioner is applied to Enable gate 10. If the other input to Enable gate 10 is up, then the gate is enabled and can pass the sixty-cycle pulses from the signal conditioner to the divide circuit 11, which divides by 3600 to convert the sixty cycle to one minute outputs. The output from divide circuit 11 is applied to a set of elapse time displays 12. The output from divide circuit 11 is also applied to counting registers 13, 14 and 15, which, respectively, drive decoder registers 16, 17 and 18. Counting registers 13, 14 and 15, respectively, multiply the one minute outputs from divider 11 by the multipliers shown to respectively store the products. Decoders 16, 17 and 18, respectively, decode the products stored in counters 13, 14 and 15.

A convenient manual means, such as thumb wheel switches, may be used to set decoders 16, 17 and 18 to any decimal number from 4 to 999 minutes. When the preset numbers in each of the three decoders is reached, the decoders, respectively, will apply a signal to AND gate 19. When AND gate 19 has received signals from the three decoders, it drives the...