Browse Prior Art Database

Storage Cell for Bipolar Memories

IP.com Disclosure Number: IPCOM000076264D
Original Publication Date: 1972-Feb-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 28K

Publishing Venue

IBM

Related People

Craig, WJ: AUTHOR

Abstract

This is a semiconductor storage cell for use in monolithic memories, which comprises cross-coupled transistors arranged to form a bistable circuit in which the "on cell" transistor can be operated in the saturated region without the inverse, complementary transistor coupling to the bit lines.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 83% of the total text.

Page 1 of 2

Storage Cell for Bipolar Memories

This is a semiconductor storage cell for use in monolithic memories, which comprises cross-coupled transistors arranged to form a bistable circuit in which the "on cell" transistor can be operated in the saturated region without the inverse, complementary transistor coupling to the bit lines.

The storage cell comprises a bistable circuit which includes four transistors 13, 14, 15 and 16 coupled in pairs, each pair being cross-coupled to the other pair. Thus transistors 13 and 14 have their collectors coupled together through resistor 17 and through external resistor 18 to word top 19. The bases of transistors 13 and 14 are directly coupled together and are also connected directly to the collector of transistor 16, and through resistor 21 to the collector of transistor 15. The emitter of transistor 13 is connected to bit line 22 and the emitter of transistor 14 is connected to word bottom 23.

Transistor pair 15 and 16 have their collectors coupled together through resistor 21, and through resistor 20 to word top 19. The bases of transistors 15 and 16 are connected directly together and to the collector of transistor 13, and through resistor 17 to the collector of transistor 14. The emitter of transistor 15 is connected to word bottom 23 and the emitter of transistor 16 is connected to bit line 24. Proper design of resistors 17 and 21 permits one "on" cell transistor in each transistor pair; e.g., transistor 14 of pair 13 and 14, t...