Browse Prior Art Database

High Speed Pulse Generator

IP.com Disclosure Number: IPCOM000076302D
Original Publication Date: 1972-Feb-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 33K

Publishing Venue

IBM

Related People

Boden, RC: AUTHOR

Abstract

Fig. 1 shows the state of the art pulse generator which is composed of invertors 1-5 and AND 6. If it is assumed that the input is initially down, then the output of invertor 5 is up and the output of AND 6 is down. AND 6 will follow the input for any pulse input of a duration less than the sum Td of the delays associated with invertors. AND 6 will further limit the output pulse width to Td, if the input pulse is longer in duration than Td. This circuit therefore only bounds the output pulse width to an upper limit of Td.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

High Speed Pulse Generator

Fig. 1 shows the state of the art pulse generator which is composed of invertors 1-5 and AND 6. If it is assumed that the input is initially down, then the output of invertor 5 is up and the output of AND 6 is down. AND 6 will follow the input for any pulse input of a duration less than the sum Td of the delays associated with invertors. AND 6 will further limit the output pulse width to Td, if the input pulse is longer in duration than Td. This circuit therefore only bounds the output pulse width to an upper limit of Td.

Fig. 2 shows a pulse generator whose output pulse width can be made independent of the input pulse width. This is qualified in Fig. 2 to the extent that the output pulse width will be equal to Td, whenever the input pulse width is >/- delta t(1) + delta t(2) and delta t(1) + delta t(2) >/- delta t(3) + delta t(4) + >/- delta t(5). Assuming the same initial conditions, as previously stated for the circuit in Fig. 1, and the preceding criteria being met, the circuit will provide an output pulse whose leading edge occurs at the same time as the leading edge of the input pulse, and whose trailing edge will be Td seconds after the occurrence of the leading edge of the input pulse, regardless of the time position of the trailing edge of the input pulse.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]