Browse Prior Art Database

Maximum Level Discriminator

IP.com Disclosure Number: IPCOM000076686D
Original Publication Date: 1972-Apr-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 41K

Publishing Venue

IBM

Related People

Zaman, LF: AUTHOR

Abstract

Maximum level discriminator (MLD) circuit 10 is provided with an internal feedback network 11 to increase its switching speed, i.e. response time. MLD 10, i.e. transistors Tl-T9, is part of an array, not shown, of other identical circuits. Circuit 10 and the array are similar in configuration and operation to the types described in United States Patent 3,609,397.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 75% of the total text.

Page 1 of 2

Maximum Level Discriminator

Maximum level discriminator (MLD) circuit 10 is provided with an internal feedback network 11 to increase its switching speed, i.e. response time. MLD 10, i.e. transistors Tl-T9, is part of an array, not shown, of other identical circuits. Circuit 10 and the array are similar in configuration and operation to the types described in United States Patent 3,609,397.

To obtain fast response, two factors are taken into consideration; to wit: the slewing rate of the amplifier part T5, T6, T7, T8 and the voltage differential that must be traversed by the MLD before it can take control of the analog output.

The slew rate is maximized by optimization of the amplifier part.

For optimization of the minimum traverse voltage differential, each MLD of the array has control of its particular analog output if the sum of its inputs equal its feedback. In such a case, the entire circuit 10 is active, T9 is ON and T10 is OFF. Another condition can occur where another MLD of the array, whose analog output is connected to the common node to which the analog output of MLD 10 is connected, begins to take control, i.e. the other circuit analog output becomes more positive than the analog output of circuit 10. Under this condition, T9 and T10 of circuit 10 turn OFF and ON, respectively, and the differential amplifier T5-T8 of circuit 10 remains active with the input at T11's base and output at T8's emitter. A unity noninverted gain causes T8's emitter to follo...