Browse Prior Art Database

Processor Control by Two Independent Phase Locked Clocks

IP.com Disclosure Number: IPCOM000076745D
Original Publication Date: 1972-Apr-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Related People

Fangmeier, LJ: AUTHOR [+3]

Abstract

Control signals for operating a processor are generated as a function of a variable time interval clock in the case of first classes of instructions and as a function of a "fixed" time interval clock in the case of second classes of instructions.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Processor Control by Two Independent Phase Locked Clocks

Control signals for operating a processor are generated as a function of a variable time interval clock in the case of first classes of instructions and as a function of a "fixed" time interval clock in the case of second classes of instructions.

Illustratively, the class 1 instructions prepare the processor for subsequent data handling, and class 2 instructions direct the data handling. Thus, the data handling may flexibly occur at variable times, while the preparatory instructions may be executed at different relatively "fixed" intervals determined by instruction operation codes.

A control matrix generates control signals for operating gates, stepping counters, etc. in a processor in accordance with the operation code fields of instructions decoded by an operation decoder. Class 1 instructions enable AND circuit A1 connected to the variable-data clock and class 2 instructions enable AND circuit A2 attached to the "fixed" instruction clock. Accordingly, depending on the current instructions, either data clock or instruction clock pulses will be supplied to time the controls.

During continuous operation of the instruction clock, the duration of each instruction clock pulse and the pulse repetition rate is fixed by the internal delays of the AND circuit A2 and an inverter in a blocking loop. For example, each cycle may have a period of 100 nanoseconds during continuous operation. When a stop signal occurs, t...