Browse Prior Art Database

Refresh Method

IP.com Disclosure Number: IPCOM000076900D
Original Publication Date: 1972-May-01
Included in the Prior Art Database: 2005-Feb-24
Document File: 2 page(s) / 34K

Publishing Venue

IBM

Related People

Baitinger, U: AUTHOR [+3]

Abstract

Dynamic storage cells need refreshing of the stored information at regular intervals. The circuit arrangement, as shown, permits the refresh interval to begin before a preceding read interval has ended, thus leading to shorter cycle times. Stored information is read by input addresses SAR being amplified and inverted by phase splitters, and by these addresses being subsequently fed directly to the bit decoders and to the word decoders via switches TP. For activating the two decoder groups pulse CS is used. The selected storage cell discharges one of the two bit lines B0 or B1 and one of the two capacitors C0 or C1 previously charged to VVB, down to zero volt.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 91% of the total text.

Page 1 of 2

Refresh Method

Dynamic storage cells need refreshing of the stored information at regular intervals. The circuit arrangement, as shown, permits the refresh interval to begin before a preceding read interval has ended, thus leading to shorter cycle times. Stored information is read by input addresses SAR being amplified and inverted by phase splitters, and by these addresses being subsequently fed directly to the bit decoders and to the word decoders via switches TP. For activating the two decoder groups pulse CS is used. The selected storage cell discharges one of the two bit lines B0 or B1 and one of the two capacitors C0 or C1 previously charged to VVB, down to zero volt.

During discharging, switches TB0 and TB1, controlled by the selected bit decoder and switches TS0 and TS1, are ON. By including in the circuit capacitors C0 and C1 as well as switches TS0 and TS1, pulse CS can switch off as soon as the voltage differential of C0 and C1 is sufficient to address read amplifier SA which is separated from the output by switches TS0 and TS1. As soon as CS is switched off, the inputs of the word decoders are disconnected from the phase splitters by switch TP and connected to the counter via switch TC. Then pulse RF activates one word decoder according to the counter output thus refreshing one row of storage cells. The refresh operation is concluded when the OFF coupling points of the respective storage cells have reached a voltage VB, i.e., pulse RF can be switched...