Browse Prior Art Database

Method for object-oriented schematic generation

IP.com Disclosure Number: IPCOM000077157D
Publication Date: 2005-Feb-24
Document File: 3 page(s) / 34K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for object-oriented schematic generation. Benefits include improved functionality, improved performance, and improved reliability.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 68% of the total text.

Method for object-oriented schematic generation

Disclosed is a method for object-oriented schematic generation. Benefits include improved functionality, improved performance, and improved reliability.

Description

              The disclosed method includes schematic generation. It leverages the concept of standard ports on components. In many cases, many of the same types of ports are available on the same component. This tool enables one component to be dropped onto another, which generates an interface form property sheet pop-up. The property sheet specifies options, such as which port to use, and attributes, such as point to point or multidrop bus restrictions. The output of this tool is a standard schematic that can be modified (see Figure 1).

              A user selects library components that have specific port properties that have been previously defined. As additional components are selected, a port property sheet pops up with selection criteria required for meeting port rules to complete a connection between the components. The selection of the port to use is automatic and based on port-matching algorithms contained in the meta data for each component.

              The disclosed method applies to various types of connections and ports, such as the following (see Figure 2):

•             Front-side buses (FSBs)

•             Peripheral computer interface buses

•             Memory interfaces, such as to a memory controller hub (MCH)

•             Data port (DP) connector

•         ...