Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Stepper Motor Control

IP.com Disclosure Number: IPCOM000077363D
Original Publication Date: 1972-Jul-01
Included in the Prior Art Database: 2005-Feb-25
Document File: 2 page(s) / 52K

Publishing Venue

IBM

Related People

Ovrebo, JD: AUTHOR

Abstract

The control operates to move stepper motor 10, and particularly its rotor 12, through steps, either forwardly or reversely, under control of a CPU (Central processing Unit) in the form of microcontroller 14.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 71% of the total text.

Page 1 of 2

Stepper Motor Control

The control operates to move stepper motor 10, and particularly its rotor 12, through steps, either forwardly or reversely, under control of a CPU (Central processing Unit) in the form of microcontroller 14.

Microcontroller 14 is connected through channel 16 with a control unit 18, which in turn is connected through drivers 20, 22, 24 and 26 with stepper motor
10. Control unit 18 comprises a command decode register 28, an 8-bit data register 30 and a decode 32. Decode 32 comprises exclusive OR circuit 34, inverter circuits 36 and 38 and AND circuits 40, 42, 44 and 46, all connected together as illustrated. Decode 32 has bit 6 and bit 7 control signals applied to it from register 30 and has a SEEK OP LATCH signal applied to it from command decode register 28. AND circuits 40, 42, 44 and 46 are, respectively, connected with drivers 20, 22, 24 and 26.

Microcontroller 14 controls the stepping of motor 10 by raising signals on bit 6 and bit 7 leads in the following combinations: 00, 01, 10, and 11, with the logic 1 signals designating an up signal level on one of these leads. Signals are thus supplied through exclusive OR circuit 34 and inverter circuits 36 and 38 to AND circuits 40, 42, 44 and 46 in accordance with the combinations of signals on the bit 6 and bit 7 leads. AND circuits 40, 42, 44 and 46 are enabled under the control of the SEEK Op LATCH signal applied to these AND circuits. In accordance with the bit 6 and bit 7 signals, any pair...