Browse Prior Art Database

Frequency To DC Converter System

IP.com Disclosure Number: IPCOM000078817D
Original Publication Date: 1973-Mar-01
Included in the Prior Art Database: 2005-Feb-26
Document File: 2 page(s) / 32K

Publishing Venue

IBM

Related People

Schlaeppi, HP: AUTHOR

Abstract

This is a frequency-to-DC converter system having a timebase external to a frequency-to-DC transducer. Since there is no need to synchronize the time-base generator with the signal whose frequency Is to be measured, a free-running timebase may be used allowing several transducers to share a common timebase.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 2

Frequency To DC Converter System

This is a frequency-to-DC converter system having a timebase external to a frequency-to-DC transducer. Since there is no need to synchronize the time- base generator with the signal whose frequency Is to be measured, a free- running timebase may be used allowing several transducers to share a common timebase.

Input signal pulses P whose frequency is to be converted are applied to lead 100 of circuit 124 in Fig. 1. These pulses are shown at times T0, T5, T10, T15 and T20 in Fig. 2. Generator 108 applies trigger pulses P, occurring at times T1, T3, T5, T7, T9, T11, T13, T15, T17 and T19 in Fig. 2, to line 102. The generator frequency should be substantially greater than pulse frequency F.

Pulses from line 100 are applied to flip-flop circuit 110 and pulses P on line 102 are applied to AD circuit 114. Output of circuit 114 is connected to flip-flop circuit 112. Both circuits 110 and 112 are in their "0" state just prior to time T0. Therefore, the F pulse which occurs at T0 will set circuit 110 to its "1" state and raise line 104 with an A pulse.

Because circuit 112 is in its 0 state, the P pulse on lead 102 that occurs at T1 will pass through circuit 114 to set circuit 112 to its 1 state. The output-signal from circuit 114 is also applied to and passes through delay circuit 116 and it resets circuit 110 to its 0 state slightly after time T1. Delay of circuit 116 must be greater than the maximum duration of the F pulse for proper oper...