Browse Prior Art Database

Multiphase Dynamic Shift Register Multiplexer

IP.com Disclosure Number: IPCOM000079372D
Original Publication Date: 1973-Jun-01
Included in the Prior Art Database: 2005-Feb-26
Document File: 2 page(s) / 38K

Publishing Venue

IBM

Related People

Williams, TA: AUTHOR

Abstract

Data transfer in dynamic shift registers may be increased by paralleling identical shift registers. The data transfer increase is equal to the number of shift registers in parallel times the clock frequency. Alternatively, the power of a dynamic shift register can be reduced by the number of shift registers in parallel times the reduction in clock frequency, while maintaining the same data-transfer rate.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 56% of the total text.

Page 1 of 2

Multiphase Dynamic Shift Register Multiplexer

Data transfer in dynamic shift registers may be increased by paralleling identical shift registers. The data transfer increase is equal to the number of shift registers in parallel times the clock frequency. Alternatively, the power of a dynamic shift register can be reduced by the number of shift registers in parallel times the reduction in clock frequency, while maintaining the same data-transfer rate.

Fig. 1A shows a plurality of identical three-phase shift registers 10', 10'' and 10''' connected in parallel to a data entry point 12 to which data is supplied. Shift register 10' receives clock phase 1 at the entry stage and terminates with clock phase 3 at the last stage. Shift register 10'' receives clock phase 2 at the entry stage and terminates with clock phase 1 at the last stage. Shift register 10''' receives clock phase 3 at the entry stage and terminates with clock phase 2 at the last stage. Each stage in the respective shift register may be any well-known shift register stage.

The outputs from the respective shift registers are provided to a multiplexer 14, shown in Fig. 1B. The multiplexer comprises a plurality of inverter stages corresponding to the number of shift registers connected in parallel, as shown in Fig. 1A. Each inverter stage comprises a gating device 16', 16'' and 16''' and a data device 18', 18'' and 18'''. A load device 20 serves all three inverters. The load device may be common to a supply...