Browse Prior Art Database

Elimination of the Normal Partial Store Operation

IP.com Disclosure Number: IPCOM000079966D
Original Publication Date: 1973-Oct-01
Included in the Prior Art Database: 2005-Feb-26
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Jones, DS: AUTHOR [+3]

Abstract

In the normal partial store operation, if a single-bit failure is detected, the appropriate data and check bits are updated in the data. In the new method set forth herein, no attempt is made to correct the failing data bit during a partial store operation. Only the appropriate check bits are changed, such that, when the data is fetched, the incorrect bit may be corrected.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Elimination of the Normal Partial Store Operation

In the normal partial store operation, if a single-bit failure is detected, the appropriate data and check bits are updated in the data. In the new method set forth herein, no attempt is made to correct the failing data bit during a partial store operation. Only the appropriate check bits are changed, such that, when the data is fetched, the incorrect bit may be corrected.

Using the new method, the following steps take place during a test and set- on partial store operation: 1) Data is fetched from the selected storage unit and placed in the merge register and fetch register. 2) Data in the fetch register is decoded, to determine if a single or multiple-bit failure exists for data bits fetched from the selected storage unit. 3) The merged data proceeds through the partial store check bit generator. At the same time, the data bits in the merge register are gated into the appropriate memory data register. This transfer eliminates the need for the store update modules. 4) The check bits generated by the partial store check bit generator proceed to a check bit store update register. If a single- bit failure is detected in step 2, the appropriate check bit is changed in the store update register. 5) The check bits then are gated into the memory data register.

By not updating the data bits when a single-bit failure is detected, considerable time can be saved. Also eliminated is the need for the bit storage update regist...