Browse Prior Art Database

Asynchronous Processing at the Completion of a Generalized Event

IP.com Disclosure Number: IPCOM000080002D
Original Publication Date: 1973-Oct-01
Included in the Prior Art Database: 2005-Feb-26
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Etchison, KL: AUTHOR

Abstract

In the OS operating system there exist procedures for the completion of an event asynchronous to the requesting logic. Both of these mechanisms (appendage exits and interrupt request block (IRB) scheduling) require special logic in the request processor.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 60% of the total text.

Page 1 of 2

Asynchronous Processing at the Completion of a Generalized Event

In the OS operating system there exist procedures for the completion of an event asynchronous to the requesting logic. Both of these mechanisms (appendage exits and interrupt request block (IRB) scheduling) require special logic in the request processor.

In addition, most of these request processors also have logic to allow for synchronous logic to be informed of the event completion (WAIT/ POST).

The asynchronous logic mechanism can be made more general, if asynchronous logic execution could be initiated via a POST of any event control block (ECB). This would allow the scheduling of asynchronous logic at the completion of any event that would cause the posting of an ECB. Mechanism.

After requesting an event associated with an ECB, the requester issues a new macro, SAE (Set Asynchronous Exit) specifying the ECB address and either the address of the logic to be executed or the address of an interrupt queue element (IQE). SAE (Figure 1):

SAE first checks the ECB to see if the WAIT bit is on. If so, control is returned to the requester with a "Can't Do" return code.

If the address at logic to be executed was passed, SAE then gets an IRB and IQE and initializes them. These will be freed at Exit from the asynchronous logic. (If an IQE address was passed, the IQE and associated IRB will not be freed at Exit.)

The IRB register save area is then initialized using the caller's registers.

SAE then checks to s...