Browse Prior Art Database

Performance Monitor

IP.com Disclosure Number: IPCOM000080066D
Original Publication Date: 1973-Oct-01
Included in the Prior Art Database: 2005-Feb-26
Document File: 2 page(s) / 46K

Publishing Venue

IBM

Related People

Menhennett, J: AUTHOR [+2]

Abstract

The performance monitor diagrammed is a device to measure the time intervals between events taking place in a computer or other data processing device. It can selectively monitor the memory address register of the processor for any of eight addresses and control timing signals through selected logic blocks, to determine an elapsed time between events.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 63% of the total text.

Page 1 of 2

Performance Monitor

The performance monitor diagrammed is a device to measure the time intervals between events taking place in a computer or other data processing device. It can selectively monitor the memory address register of the processor for any of eight addresses and control timing signals through selected logic blocks, to determine an elapsed time between events.

In the diagram, a processor 1 to be monitored will contain a Memory Address Register (MAR) 2 to access the data storage and an Index Register (IR) 3 for program information. The remainder of the processor logic 4 can be selectively connected to a plurality of test leads 5. A cable 6 from the MAR 2 and another cable 7 from IR 3 will pass the readings of these registers to a comparator board 8 in monitor 9. The board 8 has eight comparators, each wide enough for the MAR 2 or IR 3 and capable of giving a less than, equal to, or greater than output from each comparator to a logic patch board 10. Each comparator can be switched to the wires of cable 6 or of cable 7 and has a group of settable switches to establish its compare setting.

The outputs of comparators 8 are brought by cable 11 to terminals 12 of logic patch board 10, which also has a group of terminals 13 connected to the leads of cable 5. Board 10 also has a group of logic circuits 14 which may be any selection of AND, OR, triggers, flip-flops, and the like, each circuit having input and output terminals. The board also has output terminals...