Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Delay Pulse Generator

IP.com Disclosure Number: IPCOM000080157D
Original Publication Date: 1973-Nov-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 2 page(s) / 36K

Publishing Venue

IBM

Related People

Cox, DT: AUTHOR [+3]

Abstract

The time delay circuit shown in Fig. 1 operates as follows: a) During the period of time when the clock line 11 is positive and the not clock line 12 is negative, node 13, including the gate capacitance of transistor 23, is charged to a positive level through transistor 21.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 87% of the total text.

Page 1 of 2

Delay Pulse Generator

The time delay circuit shown in Fig. 1 operates as follows: a) During the period of time when the clock line 11 is positive and the not clock line 12 is negative, node 13, including the gate capacitance of transistor 23, is charged to a positive level through transistor 21.

b) When the clock signal goes negative and the not clock signal goes positive narrow channel field-effect transistor (FET) 22 is rendered conducting, to form the resistive portion of an RC (resistance/capacitance) delay circuit. As the voltage on node 13 is slowly discharged through transistor 22, it will eventually cross the switching threshold of transistor 23 causing transistor 23 to be turned off, thereby allowing the pulse output to begin rising. As the output begins to rise, transistor 24 is rendered conducting to discharge node 13 completely through transistor 24 and transistor 25 which is also gated by the not clock signal.

The use of the intrinsic device capacitance and device resistance to provide the desired delay is especially effective in those cases, where the purpose of the delay is to allow time for other FET circuits on the same chip to respond to input signals. Thus, if in the process of manufacturing the chip, high-capacitance values and low-transconductance values were generated, all FET circuits will operate more slowly but the delay circuit of Fig. 1 will also provide a longer time delay. For this reason, the time-delay circuit need not be designed t...