Browse Prior Art Database

Current Regulating Circuit using Core Transformer

IP.com Disclosure Number: IPCOM000080398D
Original Publication Date: 1973-Dec-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Brunin, A: AUTHOR [+2]

Abstract

Shown in Fig. 1A is an arrangement for regulating the current IQ in a dissipating transistor Q through core transformers T1 and Ts. Transformer T1 comprises four windings: N0, N1, N2 and NQ having n0, n1, n2 and one turns, respectively. Transformer T2 also comprises four windings N'0, N'1, N'2 and N'Q having n'0, n'1, n'2 and one turns, respectively.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 88% of the total text.

Page 1 of 2

Current Regulating Circuit using Core Transformer

Shown in Fig. 1A is an arrangement for regulating the current IQ in a dissipating transistor Q through core transformers T1 and Ts. Transformer T1 comprises four windings: N0, N1, N2 and NQ having n0, n1, n2 and one turns, respectively. Transformer T2 also comprises four windings N'0, N'1, N'2 and N'Q having n'0, n'1, n'2 and one turns, respectively.

A constant current is provided to windings N0 and N'0 through the constant- potential source +V0 to determine the initial state of the cores, which is represented on Fig. 1B.

Generator G provides pulses shown in Fig. 1A on its outputs 01 and 02. These pulses having a magnitude I1 are sent to windings N1 and N'1.

Considering transformer T1, during the first control period phi 1, part 0BC of hysteresis loop as represented in Fig. 1C is developed in the core. A current flows in winding N2, which causes the conduction of transistor Q through an adapting amplifier A.

The relationship between the currents flowing in the windings of T1 is: n0I0 + n212 + F0 + 1.IQ - n1I1 = 0 IQ = n1I1 - n0I0 - n212 - F0 F0 being the coercive force.

During the second period theta 2, I1 equals 0. Part :CD of hysteresis loop represented on Fig. 1C, is developed in the core. A current I2 (phi 2) is generated but not used. I2 (theta 2) = N0I0 + IQ - FO over n2. Diode DRI limits the voltage produced by winding N2.

The operation of transformer T2 is similar, but T2 provides the regulating effect dur...