Browse Prior Art Database

Low Power CMOS Off Chip Driver Receiver Circuitry

IP.com Disclosure Number: IPCOM000080464D
Original Publication Date: 1973-Dec-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Leehan, GW: AUTHOR

Abstract

This circuit reduces power dissipation in off-chip driver (OCD) - receiver circuitry by reducing the magnitude of the output voltage transition, without decreasing the magnitude of the supply voltage or dissipating DC power in the quiescent state. This receiver circuit is also capable of detecting smaller signal voltage transitions without dissipating quiescent power than a conventional complementary metal-oxide semiconductor (CMOS) circuit having the same threshold parameters.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 73% of the total text.

Page 1 of 2

Low Power CMOS Off Chip Driver Receiver Circuitry

This circuit reduces power dissipation in off-chip driver (OCD) - receiver circuitry by reducing the magnitude of the output voltage transition, without decreasing the magnitude of the supply voltage or dissipating DC power in the quiescent state. This receiver circuit is also capable of detecting smaller signal voltage transitions without dissipating quiescent power than a conventional complementary metal-oxide semiconductor (CMOS) circuit having the same threshold parameters.

A conventional CMOS inverter 10 provides an input to node `A' of an off-chip driver 12. The magnitude of the voltage transition at node A is V+, the supply voltage of inverter 10. A positive voltage swing at node A turns on T1 and turns off T2 of the driver 12. The potential at node `B' is one N-channel threshold (V(TN)) less than the gate potential of T1 or V(B) = V(+) - V(TN). Capacitor 14 stores the node potential. Transfer device T4 conducts causing the potential at node `D' to rise turning on T8. As T8 conducts, T5 is turned on which raises the potential at node `C', which turns off output transistor T7. Since T7 is no longer conducting, node `E' discharges completely to ground. T6 is retained in a nonconducting state during this condition. Also T3, T7 are not conducting and there is no quiescent dissipation of power in the circuit.

When node A receives a negative or ground input, T2 will be turned on and T1 turned off. An output of V(...