Browse Prior Art Database

Modular System Structure

IP.com Disclosure Number: IPCOM000080785D
Original Publication Date: 1974-Feb-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Schuenemann, CH: AUTHOR [+2]

Abstract

The modular system structure shown in the figure essentially consists of Nucleus Processing Units (NPUs) and Working Units (WUs) interconnected via a bus system. The NPUs are made up of the nucleus of the microprogram, the register stores, and a central function control controlling the steps specified by the microinstructions. The WUs may be, for example, arithmetic logic units (ALUs, shift/merge units, caches, blocks of microstores, a memory address generation and control unit, a memory bus link register and control, or multiprocessing unit buses. All NPUs and WUs operate asynchronously and autonomously.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 62% of the total text.

Page 1 of 2

Modular System Structure

The modular system structure shown in the figure essentially consists of Nucleus Processing Units (NPUs) and Working Units (WUs) interconnected via a bus system. The NPUs are made up of the nucleus of the microprogram, the register stores, and a central function control controlling the steps specified by the microinstructions. The WUs may be, for example, arithmetic logic units (ALUs, shift/merge units, caches, blocks of microstores, a memory address generation and control unit, a memory bus link register and control, or multiprocessing unit buses. All NPUs and WUs operate asynchronously and autonomously.

The bus system linking the NPUs and the WUs may be a single, double or multiple bus system, with the individual units (NPUs and WUs) being interconnected via this bus system in accordance with a known time-sharing method. In order to ensure that the individual working units are effectively utilized, fewer ALUs than NPUs are provided. This system structure permits the CPU to operate even if in the course of manufacture, in particular during the manufacture of the various units on a wafer or substrate, or following manufacture, individual units become unserviceable. In other words, this system continues operating as long as at least one unit of each type is still serviceable.

In order to determine the respective state of the working and nonworking NPUs and WUs of the system at any one time and to service requests, an associative storage wi...