Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Two Dimensional Dynamically Ordered Shift Register

IP.com Disclosure Number: IPCOM000080879D
Original Publication Date: 1974-Feb-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 9 page(s) / 450K

Publishing Venue

IBM

Related People

Walker, EL: AUTHOR

Abstract

This two-dimensional ordered shift register (DOSR) is implemented using Y-I bars for propagation of magnetic bubble domains. This circuit structured provides the functions of clear, load, search (full, half) and read/ write. These structures comprised of a bubble domain generator (GEN), bubble domain annihilator, a horizontal shift register (HSR), into which bubble domains are inputted, and a plurality of vertical shift registers (VSR) into which information is transferred from HSR. Two sensors are provided and various conductors, shown as dashed lines, are provided for controlling the circuit operation. For instance, conductors are provided for WRITE CONTROL (WC), SHIFT CONTROL (SC), and SENSING.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 49% of the total text.

Page 1 of 9

Two Dimensional Dynamically Ordered Shift Register

This two-dimensional ordered shift register (DOSR) is implemented using Y-I bars for propagation of magnetic bubble domains. This circuit structured provides the functions of clear, load, search (full, half) and read/ write. These structures comprised of a bubble domain generator (GEN), bubble domain annihilator, a horizontal shift register (HSR), into which bubble domains are inputted, and a plurality of vertical shift registers (VSR) into which information is transferred from HSR. Two sensors are provided and various conductors, shown as dashed lines, are provided for controlling the circuit operation. For instance, conductors are provided for WRITE CONTROL (WC), SHIFT CONTROL (SC), and SENSING. The various functions will now be described with reference to the figures, which illustrate sequences of magnetic bubble domain motion, where the bubble domains are shown as circles labeled BD.

LOAD - The in-plane field H is started and bubble domains are shifted, as shown in Fig. 1a. Write control current I(WC) is either pulsed or not depending upon the bit patter desired. The (0,1) position shown is where the bit is determined by pulsing the write control at the appropriate time. Here, 270, 90 indicates that the write pulse comes up at 270 degrees (H) and goes down at 90 degrees in the 360 degrees cycle of the rotating propagation field H. N bits are written and are shifted N + 5 times where N is the number of bits in HSR. The movement of the data bits in Fig. 1a is indicated by the arrows.

Fig. 1b shows the location of the bubble domain after N + 5 shifts. The field H is now reversed in direction and shift control current I(SC2) is pulsed through shift control 2 at the indicated time. After two shifts the bubbles are in the vertical storage registers VSR, as shown in Fig. 1c. Shifting is then continued in the reverse clockwise (CW) direction. For N+3 shifts, field H is then rotated in the forward direction counterclockwise (CCW) while the operations shown in Fig. 1a are repeated.

Fig. 1d shows the domain configuration at the end of N+5 shifts. The bits in the storage registers VSR have been placed on the opposite side of the registers, because the bits in the VSR's return through a path two positions shorter than that along which they entered the storage registers. This occurs due to the shift control current I(SC3) which moves the bubbles into the paths indicated. The previously described operations are now repeated until the load sequence is terminated. At this time, the in-plane field is brought down and the configuration is static and arranged as in Fig. 1d.

CLEAR - The clear operation is the reverse of the load operation, and is used prior to loading the registers VSR or when a block replacement is necessary. The generator then functions as an imploder, while the write control is used to remove bits from the access register (which is described in the WRITE OPERATION).

FULL SEARCH...