Browse Prior Art Database

Seven Transistor Shift Register Cell

IP.com Disclosure Number: IPCOM000080971D
Original Publication Date: 1974-Mar-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 3 page(s) / 38K

Publishing Venue

IBM

Related People

Debord, P: AUTHOR

Abstract

Shown is a shift register cell operating from a static mode up to a high frequency dynamic mode, exhibiting a low-power dissipation and occupying less space on the silicon substrate than a static cell. Elements T1 and T4 Inverters; T2 and T5 Load devices to precharge nodes C and E, respectively; T3 and T6 Transfer devices; T7 Recirculating gate: C1 and C4 Coupling capacitances; C2 and C5 Drain-to-substrate capacitances; and C3 and C6 Storage capacitances.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 3

Seven Transistor Shift Register Cell

Shown is a shift register cell operating from a static mode up to a high frequency dynamic mode, exhibiting a low-power dissipation and occupying less space on the silicon substrate than a static cell.

Elements T1 and T4 Inverters;

T2 and T5 Load devices to precharge nodes C and E, respectively;

T3 and T6 Transfer devices;

T7 Recirculating gate:

C1 and C4 Coupling capacitances;

C2 and C5 Drain-to-substrate capacitances; and

C3 and C6 Storage capacitances.

The cell requires two nonoverlapping clocks Phi 1 and Phi 2 and two signals A and B derived from Phi l. A or B are connected to Phi 1. When A is connected to Phi 1, B is connected to ground and vice versa. 1) A connected to Phi 1, B connected to ground.

The cell operates exactly like the well-known six-device shift register cell, and a bit is transferred from one stage to the next one Vin = up level.

As Phi 1 goes to the up level, T6 and T2 are turned on. T6 transfers the input up level at node F to node G. Since C1 was charged at the input up level, C1 enhances the up level at node G. Phi 1 precharges node C through T2. Phi 1 returns to the down level, turning off T2 and T6. Meanwhile, T1 remains on discharging node C to ground (Phi 1 down level). Now Phi 2 goes to the up level, turning on T3 and T5. C6 discharges to ground through T3 and T1. Simultaneously, node E is precharged to the up level through T5. Phi 2 goes back to the down level, turning off T3 and T5. T4 was off since node D was at the down level. Hence node E keeps the pre...