Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Synchronization Device

IP.com Disclosure Number: IPCOM000081164D
Original Publication Date: 1974-Apr-01
Included in the Prior Art Database: 2005-Feb-27
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

De Perthuis, AP: AUTHOR [+3]

Abstract

In a test apparatus for the ignition system of an internal combustion engine, synchronization must be obtained which enables the cylinders to be identified. This synchronization is obtained with the coil primary voltage and the high voltage (HV) at the spark plug of a selected cylinder, called hereafter the first cylinder. Two delay effects are introduced into the first HV signal: one is due to the normal delay of the HV signal with respect to the coil primary voltage, and the other one is due to the magnetic sensor. Furthermore, under some test conditions, the first cylinder HV signal is not provided.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 76% of the total text.

Page 1 of 2

Synchronization Device

In a test apparatus for the ignition system of an internal combustion engine, synchronization must be obtained which enables the cylinders to be identified. This synchronization is obtained with the coil primary voltage and the high voltage (HV) at the spark plug of a selected cylinder, called hereafter the first cylinder. Two delay effects are introduced into the first HV signal: one is due to the normal delay of the HV signal with respect to the coil primary voltage, and the other one is due to the magnetic sensor. Furthermore, under some test conditions, the first cylinder HV signal is not provided.

The present device enables identifying each cylinder whether the first cylinder HV signal is present or not and overcomes the delays introduced with the latter signal. This is due to synchronization obtained with the coil primary voltage and initialized by the first cylinder HV signal.

The coil primary voltage from 1 increments counter 2. The first cylinder HV signal from 3 is delayed by single-shot 4 and conditions AND circuit 5, which gates the contents of counter 2 to be stored into memory 7 via OR circuit 6. Then, counter 2 is returned to zero by the HV signal delayed by single-shot 8. Thus, when the first cylinder HV signal exists, the number of cylinders is memorized.

The coil primary voltage from 1, also increments counter 9. When the contents of counter 9 is equal to the stored number of cylinders, comparator 10 generates a signal on...