Browse Prior Art Database

Self Correcting Storage Card

IP.com Disclosure Number: IPCOM000081432D
Original Publication Date: 1974-Jun-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 2 page(s) / 32K

Publishing Venue

IBM

Related People

Chiriatti, LL: AUTHOR [+2]

Abstract

Described is a self-contained error correction based on a bit inversion scheme used on smell memory applications in which the control logic is contained on a buffer card, and correctors are placed on the array card so that the scheme can be adapted for large memories.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Self Correcting Storage Card

Described is a self-contained error correction based on a bit inversion scheme used on smell memory applications in which the control logic is contained on a buffer card, and correctors are placed on the array card so that the scheme can be adapted for large memories.

It is possible to correct odd, solid failures with this mode of error correction with intermittent failures being uncorrected but detected, so that upon reexamination the error can be corrected if it becomes a solid error. If a word is to be stored with one of the bits being a parity bit, then a check will indicate that the word is an error. Such an error word can be inverted and written back into storage, followed by a read, and when again inverted the data will be corrected. One possible card design is an NK X 9 bit card, where N is determined by the array module density.

A support module 21 is used on the card with the sense latches 22a and 22b coupled back to their data-in buffers 23a and 23b. Data enters the card on lines 11 and 12 and is sent to the array on lines 13 and 14, while line 10 commands the writing of inverted data.

Data is read from the array on inputs 17 and 18 and sent to the user on lines 25 and 26, with the exclusive ORs 24a and 24b providing data invert capability. Thus arranged, the card is operated by latching an error command which is then used to gate one or two timing pulses, with the first pulse being the normal signal used for read or write and the second one being generated and s...