Browse Prior Art Database

Gas Panel Burn In Driver Circuit

IP.com Disclosure Number: IPCOM000081467D
Original Publication Date: 1974-Jun-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 2 page(s) / 43K

Publishing Venue

IBM

Related People

Pavlovic, GF: AUTHOR

Abstract

Fig. 1 shows a circuit for providing a 400 volt peak-to-peak voltage for driving a capacitive load, such as a plasma display. The rise and fall time of the output waveforms W5, W6, Fig. 2, is less than 200 nanoseconds. The efficiency of the circuit is in the order of 75% while driving and sinking peak currents in the order of 4 amperes, as depicted by the leading edges of the output waveforms.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Gas Panel Burn In Driver Circuit

Fig. 1 shows a circuit for providing a 400 volt peak-to-peak voltage for driving a capacitive load, such as a plasma display. The rise and fall time of the output waveforms W5, W6, Fig. 2, is less than 200 nanoseconds. The efficiency of the circuit is in the order of 75% while driving and sinking peak currents in the order of 4 amperes, as depicted by the leading edges of the output waveforms.

Referring to Fig. 2 with the input waveforms W1, W2, W3 and W4, respectively, applied to input terminals W1', W2', W3' and W4' (Fig. 1) output waveforms W5 and W6 are, respectively, manifested at output terminals W5', W6' (Fig. 1).

The delay D1 as shown between input waveforms W1 and W2 and input waveforms W3 and W4, is necessitated by storage time of the sinking transistors T4, T5 and T10 and T11.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]