Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Synchronizing Circuit Using a Deserializing Register

IP.com Disclosure Number: IPCOM000081830D
Original Publication Date: 1974-Aug-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 2 page(s) / 51K

Publishing Venue

IBM

Related People

Leland, HL: AUTHOR

Abstract

Deserializing receive register 225 is used as a variable-length bit counter to locate each of two characters in a time slot. The characters may have ten bits, nine bits or eight bits, which are counted by loading a marker bit in position 1, 2 or 3 after the register has been reset to contain zero bits. When a marker bit exits at position 10, a character is located in the lowest bit position of register 225.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 60% of the total text.

Page 1 of 2

Synchronizing Circuit Using a Deserializing Register

Deserializing receive register 225 is used as a variable-length bit counter to locate each of two characters in a time slot. The characters may have ten bits, nine bits or eight bits, which are counted by loading a marker bit in position 1, 2 or 3 after the register has been reset to contain zero bits. When a marker bit exits at position 10, a character is located in the lowest bit position of register 225.

All of the counters and latches are reset to zero when power is first turned on. When a nine-bit frame character is detected by 301, latches 303 and 309 are set by gate 305 and 307 and register 225 is reset to zero. Latch 339 is set by AND gate 319 at time T6, which is near the end of the last bit time of each character. At T1 of the next time, which is the first bit of the last character in the slot, flip-flop 311 is flipped to its last character state by gate 313. Latch 339 is not reset until T5 time, allowing gate 315 to load a marker bit in register 225 position 2 at T4 time to locate the second frame identifying character. When the marker bit exits position 10 as the information is shifted into register 225, latch 303 is again set by gate 317 to set sync latch 323. Sync latch 323 conditions gate 325 to step a time-slot counter at time T7 which is the end of the last bit time of each time slot. At T1 of the next bit time, flip-flop 311 returns to its first character state at the beginning of each time sl...