Browse Prior Art Database

Bilevel Line Driver and Receiver

IP.com Disclosure Number: IPCOM000082283D
Original Publication Date: 1974-Nov-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 3 page(s) / 91K

Publishing Venue

IBM

Related People

Gani, VL: AUTHOR [+2]

Abstract

The bilevel line driver and receiver provides two output levels compatible with D2L or T2L circuitry (internal input level and off-chip emitter-follower output level). It may also be used in bidirectional operation, i.e., driving and receiving with the same circuit.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 3

Bilevel Line Driver and Receiver

The bilevel line driver and receiver provides two output levels compatible with D2L or T2L circuitry (internal input level and off-chip emitter-follower output level). It may also be used in bidirectional operation, i.e., driving and receiving with the same circuit.

The circuit shown within the enclosed broken line in Fig. 1 comprises transistors T2, T3 and low forward drop Schottky barrier diode D1. Resistor R4 provides enough base drive to maintain T3 conductive under all conditions. The level shift produced by T2 corresponds to the off-chip emitter-follower level and is translated back to the internal circuit level by T3. The emitter-follower pulldown resistor R7 must be capable of sinking full fan-out current and terminator current.

Figs. 1 and 2, respectively, depict unterminated and terminated drivers. Fig. 3 depicts a combined driver-receiver configuration. Fig. 4 depicts a bilevel, bidirectional driver-receiver configuration.

1

Page 2 of 3

2

[This page contains 4 pictures or other non-text objects]

Page 3 of 3

3

[This page contains 3 pictures or other non-text objects]