Browse Prior Art Database

Verification of Test Case Input

IP.com Disclosure Number: IPCOM000082498D
Original Publication Date: 1974-Dec-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 2 page(s) / 13K

Publishing Venue

IBM

Related People

Huermann, CA: AUTHOR [+3]

Abstract

An Automated Unit Test System (AUT) automatically verifies by comparing actual output from the program under test with the expected output built by AUT from the MIL-S (Module Interface Language - Specific). The actual output may contain addresses to data fields. When execution returns to AUT from the module under test, AUT must find the real addresses of data fields and this is done as described below.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Verification of Test Case Input

An Automated Unit Test System (AUT) automatically verifies by comparing actual output from the program under test with the expected output built by AUT from the MIL-S (Module Interface Language - Specific). The actual output may contain addresses to data fields. When execution returns to AUT from the module under test, AUT must find the real addresses of data fields and this is done as described below.

The expected output MIL-S of a module indicates to AUT how to get the real addresses of data items. Looking at a simple example, assume the MIL-S statements describing an expected output are: INphi1; OUTphi PARMLIST A, B; C DATA ('ABCD'); REG2 DATA ('phi'X); D DATA (1) ('W'); B PTR C; A DATA (2) ('43'X); F PTR D; There would be no input for this variation.

For output, AUT must construct the following information in tables: 1. Items C, REG2, D and A are to be verified. 2. Lengths and expected values of the above items. 3. How each item is to be located in the actual output, i.e., Register one points to a parameter list. A is the first parameter. C is pointed to by the second parameter. REG2 is in General Register 2. D is pointed to by F. F is 2 bytes after A. AUT sets up the storage structures for expected output.

AUT sets the bit pattern for each MIL-S statement. The bit patterns are: Pattern 1 The field is contiguous to the previous field. Pattern 2 This field is pointed to by the label in a LABEL2 field. Pattern 3 This field is pointed to by a label plus a displacement. Pattern 4 The register in LABEL...