Browse Prior Art Database

High Frequency Shift Register Circuitry

IP.com Disclosure Number: IPCOM000082685D
Original Publication Date: 1975-Jan-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 3 page(s) / 100K

Publishing Venue

IBM

Related People

Paska, TM: AUTHOR

Abstract

This circuitry provides outputs on decode positions 1-16 in effect constituting the outputs of a shift register that has a frequency up to 300 mHz substantially higher than present day high-performance individual shift registers (limit 150 mHz). For this purpose, the circuitry includes individual shift registers 31, 32, 33 and 34, the outputs of which are multiplexed.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 3

High Frequency Shift Register Circuitry

This circuitry provides outputs on decode positions 1-16 in effect constituting the outputs of a shift register that has a frequency up to 300 mHz substantially higher than present day high-performance individual shift registers (limit 150 mHz). For this purpose, the circuitry includes individual shift registers 31, 32, 33 and 34, the outputs of which are multiplexed.

All of the shift registers 31-34 shift under the control of outputs of oscillator
35. Shift registers 31 and 33 are so-called "odd" shift registers and shift under the CLOCK pulse output of oscillator 35. Shift registers 32 and 34 are so-called "even" shift registers and shift under the CLOCK pulse output of oscillator 35. The SI inputs to each of the shift registers 31-34 are shift-in terminals, and a "begin count pulse" is applied to the SI terminal of shift register 31.

The outputs of the shift registers 31-34 are multiplexed by AND circuits 41-56 which, respectively, provide the outputs, decode positions 1-16, with the interconnections between shift registers 31-34 and AND circuits 41-56 being as shown. The connections between the shift registers 31-34 and the AND circuits 41-56 are simple connections, except for the provision of the inverter 58 connected with AND circuit 41.

The timing and active logic levels of this circuitry are shown in Fig. 2. As shown the outputs of oscillator 35, the CLOCK and the CLOCK pulses, are 180 degrees out of phase with respect to each other. The CLOCK pulses control the shift registers 31 and 33, and the CLOCK pulses control the shift r...